Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs
Responsible for development of innovative DFT IP in collaboration with the multi-functional teams
Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows
Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die
Requirements:
Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience
Experience with Jtag protocols, Scan and BIST architectures, including memory BIST, boundary scan and post silicon debug
Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Prior verification experience including, System Verilog Logic Equivalency checking and validating the Test-timing of the design